



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/475,308	12/30/1999	DELFIN Y. MONTUNO	81395-137	6190
7590	02/25/2004		EXAMINER	
JOHN W KNOX BOX 11560 VANCOUVER CENTRE 2200 650 WEST GEORGIA STREET VANCOUVER, V6B4N8 CANADA			DUONG, FRANK	
			ART UNIT	PAPER NUMBER
			2666	
			DATE MAILED: 02/25/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)
	09/475,308	MONTUNO ET AL.
Examiner	Art Unit	
Frank Duong	2666	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 12/3/2004.
- 2a) This action is FINAL. 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1-70 is/are pending in the application.
- 4a) Of the above claim(s) 22-70 is/are withdrawn from consideration.
- 5) Claim(s) _____ is/are allowed.
- 6) Claim(s) 1-22 is/are rejected.
- 7) Claim(s) _____ is/are objected to.
- 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) Notice of References Cited (PTO-892)
- 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date 5.
- 4) Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
- 5) Notice of Informal Patent Application (PTO-152)
- 6) Other: _____

DETAILED ACTION

1. This Office Action is a response to the Preliminary Amendment dated 4/5/00 and the Election dated 12/3/03. Claims 1-70 are pending in the application. Claims 1-21 are elected for prosecution on the merits. Non-elected claims 22-70 are withdrawn from consideration. In a response to this Office Action, Applicants ought to cancel the non-elected claims 22-70 to expedite the prosecution, should the response place the application in condition for allowance.

Information Disclosure Statement/Letter

2. The information disclosure statement filed 6/16/00 complies with the provisions of 37 CFR 1.97, 1.98 and MPEP § 609. It has been considered and placed in the application file.
3. Letter of Identification of co-pending application filed 8/21/00 has been received and placed in the application file.

Claim Objections

4. Claims 11 and 12 are objected to because of the following informalities:

As per claim 11, line 9, "means for setting active bits" should read --means for setting bits active--.

As per claim 12, line 9, "set active bits" should read --set bits active--. Appropriate correction is required.

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

5. Claims 12-21 are rejected under 35 U.S.C. 112, first paragraph, as based on a single means claim ("a processor circuit"). A single means claim which covered every conceivable means for achieving the stated purpose was held nonenabling for the scope of the claim because the specification disclosed at most only those means known to the inventor. See *In re Hyatt*, 708 F.2d 712, >714-715, <218 USPQ 195>, 197< (Fed. Cir. 1983).

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

6. Claims 1-21 are rejected under 35 U.S.C. 102(b) as being anticipated by Srinivasan

et al (Faster IP Lookups using Controlled Prefix Expansion, pages 1-10, ACM, June 1998) (hereinafter "Srinivasan").

Regarding **claim 1**, in accordance with Srinivasan reference entirety, Srinivasan discloses a method of encoding a plurality of predefined codes into a search key (controlled prefix expansion) (page 4, section 4.1), the method comprising:

a) producing a Prefix Node Bit Array (PNBA) having a plurality of bit positions corresponding to possible bit combinations of a bit string having a length equal to or less than the longest predetermined code in said plurality of said pre-defined codes such that said bit positions are arranged by the lengths of said possible bit combinations and by numeric value of said possible bit combinations (page 4, *Figure 1 and the description on left column related prefix expansion*); and

b) setting bits active in bit positions which correspond to bit combinations of said possible bit combinations identified by said pre-defined codes (page 4, *Figure 1 and the description on right column related to prefix capture*).

Regarding **claim 2**, in addition to features recited in base claim 1 (see rationales discussed above), Srinivasan further discloses wherein producing comprises arranging said bit positions in order by ascending lengths of corresponding said possible bit combinations (see page 4, *Figure 1; Srinivasan shows expanded prefixes are arranged bit positions (00 - 10000000) in order by ascending lengths (Length 2 - Length 7)*)

Regarding **claim 3**, in addition to features recited in base claim 2 (see rationales discussed above), Srinivasan further discloses wherein producing comprises further arranging said bit positions in order by ascending numeric value of corresponding said

possible bit combinations (see *page 4, Figure 1; Srinivasan shows expanded prefixes are arranged bit positions (00 - 10000000)*).

Regarding **claim 4**, in addition to features recited in base claim 1 (see rationales discussed above), Srinivasan further discloses producing a next hop array associating bit positions of said PNBA which have active bits with routing information for use by a router to route a packet (see *page 5, Figure 3; pointer from root to leaves nodes*).

Regarding **claim 5**, in addition to features recited in base claim 1 (see rationales discussed above), Srinivasan further discloses wherein producing comprises producing a plurality of PNBAS (expanded prefixes), each PNBA corresponding to a sub-group of bits of said pre-defined codes (see *page 4, Figure 1; Expanded prefixes*).

Regarding **claim 6**, in addition to features recited in base claim 5 (see rationales discussed above), Srinivasan further discloses producing an External Subtree Root Bit Array (ESRBA) (length) for each PNBA (prefix), said ESRBA having bit positions corresponding to possible further subgroups of bits (leaf) of said pre-defined trees (see *page 4, Figure 2; root and leaf and page 5, Figure 3; Expanded trie*).

Regarding **claim 7**, in addition to features recited in base claim 6 (see rationales discussed above), Srinivasan further discloses producing a plurality of pages, each page comprising a plurality of PNBA-ESRBA pairs (prefix, length) (see *page 5, discussion reference to expanded database of Figure 1*).

Regarding **claim 8**, in addition to features recited in base claim 6 (see rationales discussed above), Srinivasan further discloses producing a next hop array associating

bit positions of said PNBA which have active bits with routing information for use by a router to route a packet (see *page 5, Figure 3; pointer from root to leaves nodes*).

Regarding **claim 9**, in addition to features recited in base claim 8 (see rationales discussed above), Srinivasan further discloses associating with each of said PNBAS a next hop pointer pointing to a position in said next hop array at which next hop information associated with a first active bit of said PNBA is located (see *page 5, Figure 3; pointer from root to leaves nodes*).

Regarding **claim 10**, in addition to features recited in base claim 9 (see rationales discussed above), Srinivasan further discloses arranging said plurality of respective pages, each page comprising a PNBA an associated ESRBA, an associated next bop pointer and a next page pointer pointing to a next page in said plurality of respective pages to be searched (see *page 5, Figure 3; pointer from root to leaves nodes*).

Regarding **claim 11**, in accordance with Srinivasan reference entirety, Srinivasan discloses an apparatus (*page 2, software/Hardware related discussion*) for encoding a plurality of predefined codes into a search key, the apparatus (processor or forwarding engine) comprising:

a) means (processor) for producing a Prefix Node Bit Array (PNBA) having a plurality of bit positions corresponding to possible bit combinations of a bit string having a length equal to or less than the longest predetermined code in said plurality of said pre-defined codes such that said bit positions are arranged by the lengths of said

possible bit combinations and by numeric value of said bit combinations (*page 4, Figure 1 and the description on left column related prefix expansion*); and

b) means (processor) for setting bits active in bit positions which correspond to bit combinations of said possible bit combinations identified by said pre-defined codes (*page 4, Figure 1 and the description on right column related to prefix capture*).

Regarding **claim 12**, in accordance with Srinivasan reference entirety, Srinivasan discloses apparatus for encoding a plurality of predefined codes into a search key (*page 2, software/hardware related discussion*), the apparatus comprising a processor circuit (*processor or forwarding engine*) configured to:

a) produce a Prefix Node Bit Array (RNBA) having a plurality of bit positions corresponding to possible bit combinations of a bit string having a length equal to or less than the longest predefined code in said plurality of said pre-defined codes such that said bit positions are arranged by the lengths of said possible bit combinations and by numeric value of said bit combinations (*page 4, Figure 1 and the description on left column related prefix expansion*), and

b) set bits active in bit positions which correspond to bit combinations of said possible bit combinations identified by said pre-defined codes (*page 4, Figure 1 and the description on right column related to prefix capture*).

Regarding **claim 13**, in addition to features recited in base claim 12 (see *rationales discussed above*), Srinivasan further discloses wherein said processor circuit is configured to arrange said bit positions in order by ascending lengths of corresponding said possible bit combinations (see *page 4, Figure 1; Srinivasan shows*

expanded prefixes are arranged bit positions (00 - 10000000) in order by ascending lengths (Length 2 - Length 7)).

Regarding **claim 14**, in addition to features recited in base claim 13 (see *rationales discussed above*), Srinivasan further discloses wherein said processor circuit is configured to further arrange said bit positions in order of ascending numeric value of corresponding said possible bit combinations (see *page 4, Figure 1; Srinivasan shows expanded prefixes are arranged bit positions (00 - 10000000)*).

Regarding **claim 15**, in addition to features recited in base claim 12 (see *rationales discussed above*), Srinivasan further discloses wherein said processor circuit is configured to produce a next hop array associating bit positions of said PNBA which have active bits with routing information for use by a router to route a packet.

Regarding **claim 16**, in addition to features recited in base claim 12 (see *rationales discussed above*), Srinivasan further discloses wherein said processor circuit is configured to produce a plurality' of PNBAS, each PNBA corresponding to a subgroup of bits of said pre-defined codes (see *page 4, Figure 1; Expanded prefixes*).

Regarding **claim 17**, in addition to features recited in base claim 16 (see *rationales discussed above*), Srinivasan further discloses wherein said processor circuit is configured to produce an External Subtree Root Bit Array (ESRBA) for each PNBA said ESRBA having bit positions corresponding to possible further subgroups of bits of said pre-defined codes (see *page 4, Figure 2; root and leaf and page 5, Figure 3; Expanded trie*).

Regarding **claim 18**, in addition to features recited in base claim 17 (see *rationales discussed above*), Srinivasan further discloses wherein said processor circuit is configured to produce a plurality of pages, each page comprising a plurality of PNBA-ESRBA pairs (prefix, length) (see *page 5, discussion reference to expanded database of Figure 1*).

Regarding **claim 19**, in addition to features recited in base claim 17 (see *rationales discussed above*), Srinivasan further discloses wherein said processor circuit is configured to produce a next hop array associating bit positions of said PNBA which have active bit with routing information for use by a router to route a packet.

Regarding **claim 20**, in addition to features recited in base claim 19 (see *rationales discussed above*), Srinivasan further discloses wherein said processor circuit is configured to associate with each of said PNBAS a next hop pointer pointing to a position in said next hop array at which next hop information associated with a first active bit of said PNBA is located (see *page 5, Figure 3; pointer from root to leaves nodes*).

Regarding **claim 21**, in addition to features recited in base claim 20 (see *rationales discussed above*), Srinivasan further discloses wherein said processor is configured to arrange said plurality of PNBAS into a plurality of respective pages, each page comprising a PNBA, an associated ESRBA, an associated next hop pointer and a next page pointer pointing to a next page in said plurality of respective page to be searched (see *page 5, Figure 3; pointer from root to leaves nodes*).

7. Claims 1-21 are rejected under 35 U.S.C. 102(e) as being anticipated by Srinivasan (USP 6,011,795).

Regarding **claim 1**, in accordance with Srinivasan reference entirety, Srinivasan discloses a method of encoding a plurality of predefined codes into a search key (controlled prefix expansion), the method comprising:

a) producing a Prefix Node Bit Array (PNBA) having a plurality of bit positions corresponding to possible bit combinations of a bit string having a length equal to or less than the longest predetermined code in said plurality of said pre-defined codes such that said bit positions are arranged by the lengths of said possible bit combinations and by numeric value of said possible bit combinations (*columns 7-8, Figures 5-8 and the description related prefix expansion*); and

b) setting bits active in bit positions which correspond to bit combinations of said possible bit combinations identified by said pre-defined codes (*column 8, Figures 5-8 and the description on right column related to prefix capture*).

Regarding **claim 2**, in addition to features recited in base claim 1 (see rationales discussed above), Srinivasan further discloses wherein producing comprises arranging said bit positions in order by ascending lengths of corresponding said possible bit combinations (see *Figure 8*).

Regarding **claim 3**, in addition to features recited in base claim 2 (see rationales discussed above), Srinivasan further discloses wherein producing comprises further arranging said bit positions in order by ascending numeric value of corresponding said possible bit combinations (Figure 8).

Regarding **claim 4**, in addition to features recited in base claim 1 (see rationales discussed above), Srinivasan further discloses producing a next hop array associating bit positions of said PNBA which have active bits with routing information for use by a router to route a packet (see *Figure 8; Link* or *Figure 9; pointer from root to leaves nodes*).

Regarding **claim 5**, in addition to features recited in base claim 1 (see rationales discussed above), Srinivasan further discloses wherein producing comprises producing a plurality of PNBAS (expanded prefixes), each PNBA corresponding to a sub-group of bits of said pre-defined codes (see *Figure 8; Expanded prefixes*).

Regarding **claim 6**, in addition to features recited in base claim 5 (see rationales discussed above), Srinivasan further discloses producing an External Subtree Root Bit Array (ESRBA) (length) for each PNBA (prefix), said ESRBA having bit positions corresponding to possible further subgroups of bits (leaf) of said pre-defined trees (*Figure 9; Expanded trie*).

Regarding **claim 7**, in addition to features recited in base claim 6 (see rationales discussed above), Srinivasan further discloses producing a plurality of pages, each page comprising a plurality of PNBA-ESRBA pairs (prefix, length) (see *Figure 8*).

Regarding **claim 8**, in addition to features recited in base claim 6 (see rationales discussed above), Srinivasan further discloses producing a next hop array associating bit positions of said PNBA which have active bits with routing information for use by a router to route a packet (see *Figure 9; pointers from root to leaves nodes*).

Regarding **claim 9**, in addition to features recited in base claim 8 (see rationales discussed above), Srinivasan further discloses associating with each of said PNBAS a next hop pointer pointing to a position in said next hop array at which next hop information associated with a first active bit of said PNBA is located (see *Figure 9; pointers from root to leaves nodes*).

Regarding **claim 10**, in addition to features recited in base claim 9 (see rationales discussed above), Srinivasan further discloses arranging said plurality of respective pages, each page comprising a PNBA an associated ESRBA, an associated next bop pointer and a next page pointer pointing to a next page in said plurality of respective pages to be searched (see *Figure 9; pointers from root to leaves nodes*).

Regarding **claim 11**, in accordance with Srinivasan reference entirety, Srinivasan discloses an apparatus (*Figure 13*) for encoding a plurality of predefined codes into a search key, the apparatus (*processor or forwarding engine*) comprising:

a) means (processor) for producing a Prefix Node Bit Array (PNBA) having a plurality of bit positions corresponding to possible bit combinations of a bit string having a length equal to or less than the longest predetermined code in said plurality of said pre-defined codes such that said bit positions are arranged by the lengths of said possible bit combinations and by numeric value of said bit combinations (*columns 7-8, Figures 5-8 and the description related prefix expansion*); and

b) means (processor) for setting bits active in bit positions which correspond to bit combinations of said possible bit combinations identified by said pre-defined codes (*column 8, Figures 5-8 and the description on right column related to prefix capture*).

Regarding **claim 12**, in accordance with Srinivasan reference entirety, Srinivasan discloses apparatus for encoding a plurality of predefined codes into a search key (*Figure 13*), the apparatus comprising a processor circuit (*processor or forwarding engine*) configured to:

- a) produce a Prefix Node Bit Array (PNBA) having a plurality of bit positions corresponding to possible bit combinations of a bit string having a length equal to or less than the longest predefined code in said plurality of said pre-defined codes such that said bit positions are arranged by the lengths of said possible bit combinations and by numeric value of said bit combinations (*columns 7-8, Figures 5-8 and the description related prefix expansion*), and
- b) set bits active in bit positions which correspond to bit combinations of said possible bit combinations identified by said pre-defined codes (*page 4, Figure 1 and the description on right column related to prefix capture*).

Regarding **claim 13**, in addition to features recited in base claim 12 (see *rationales discussed above*), Srinivasan further discloses wherein said processor circuit is configured to arrange said bit positions in order by ascending lengths of corresponding said possible bit combinations (see *Figure 8*).

Regarding **claim 14**, in addition to features recited in base claim 13 (see *rationales discussed above*), Srinivasan further discloses wherein said processor circuit is configured to further arrange said bit positions in order of ascending numeric value of corresponding said possible bit combinations (see *Figure 8*).

Regarding **claim 15**, in addition to features recited in base claim 12 (see *rationales discussed above*), Srinivasan further discloses wherein said processor circuit is configured to produce a next hop array associating bit positions of said PNBA which have active bits with routing information for use by a router to route a packet (see *Figure 8; Link or Figure 9; pointer from root to leaves nodes*).

Regarding **claim 16**, in addition to features recited in base claim 12 (see *rationales discussed above*), Srinivasan further discloses wherein said processor circuit is configured to produce a plurality' of PNBAS, each PNBA corresponding to a subgroup of bits of said pre-defined codes (see, *Figure 8; Expanded prefixes*).

Regarding **claim 17**, in addition to features recited in base claim 16 (see *rationales discussed above*), Srinivasan further discloses wherein said processor circuit is configured to produce an External Subtree Root Bit Array (ESRBA) for each PNBA said ESRBA having bit positions corresponding to possible further subgroups of bits of said pre-defined codes (*Figure 9; Expanded trie*).

Regarding **claim 18**, in addition to features recited in base claim 17 (see *rationales discussed above*), Srinivasan further discloses wherein said processor circuit is configured to produce a plurality of pages; each page comprising a plurality of PNBA-ESRBA pairs (prefix, length) (see *Figure 8 or Figure 9; Expanded trie*).

Regarding **claim 19**, in addition to features recited in base claim 17 (see *rationales discussed above*), Srinivasan further discloses wherein said processor circuit is configured to produce a next hop array associating bit positions of said PNBA which

have active bit with routing information for use by a router to route a packet (see *Figure 8; Link or Figure 9; Expanded trie and pointers*).

Regarding **claim 20**, in addition to features recited in base claim 19 (see *rationales discussed above*), Srinivasan further discloses wherein said processor circuit is configured to associate with each of said PNBAS a next hop pointer pointing to a position in said next hop array at which next hop information associated with a first active bit of said PNBA is located (see *Figure 9; Expanded trie and pointers*).

Regarding **claim 21**, in addition to features recited in base claim 20 (see *rationales discussed above*), Srinivasan further discloses wherein said processor is configured to arrange said plurality of PNBAS into a plurality of respective pages, each page comprising a PNBA, an associated ESRBA, an associated next hop pointer and a next page pointer pointing to a next page in said plurality of respective page to be searched (see *Figure 9; Expanded trie and pointers*).

Conclusion

8. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Perlman et al (USP 6,526,055).

Eatherton et al (USP 6,560,610).

Yazdani et al (USP 6,614,789).

Hunter et al (USP 6,223,172).

Brodnik et al (USP 6,266,706).

Venkatachary et al (USP 6,212,184).

Turner et al (USP 6,018,524).

Tzeng (USP 6,067,574).

Wilkinson et al (USP 5,781,772).

Eatherton, Hardware-Based Internet Protocol Prefixed Lookups, Thesis,
Washington University, pages 1-100, May 1999.

Eatherton, ASIC Based IPV4 Lookups, Washington University, Applied Research
Laboratory, pages 1-22, June 23, 1998.

9. Any inquiry concerning this communication or earlier communications from the
examiner should be directed to Frank Duong whose telephone number is (703) 308-
5428. The examiner can normally be reached on 7:00AM-3:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's
supervisor, Seema Rao can be reached on (703) 308-5463. The fax phone number for
the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the
Patent Application Information Retrieval (PAIR) system. Status information for
published applications may be obtained from either Private PAIR or Public PAIR.
Status information for unpublished applications is available through Private PAIR only.
For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should
you have questions on access to the Private PAIR system, contact the Electronic
Business Center (EBC) at 866-217-9197 (toll-free).



Frank Duong
Examiner
Art Unit 2666

February 19, 2004